# **MEMORY Un-buffered**

# 2 M imes 64 BIT SYNCHRONOUS DYNAMIC RAM SO-DIMM

# MB8502S064CE-100/-84/-67/-100L/-84L/-67L/-100S/-84S/-67S

144-pin, 2 Clock, 1-bank, based on 2 M imes 8 Bit SDRAMs with SPD, Low-power version

#### DESCRIPTION

The Fujitsu MB8502S064CE is a fully decoded, CMOS Synchronous Dynamic Random Access Memory (SDRAM) Module consisting of eight MB81116822C devices which organized as two banks of 2 M  $\times$  8 bits and a 2K-bit serial EEPROM on a 144-pin glass-epoxy substrate.

The MB8502S064CE features a fully synchronous operation referenced to a positive edge clock whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence.

The MB8502S064CE is optimized for those applications requiring high speed, high performance and large memory storage, and high density memory organizations.

This module is ideally suited for workstations, PCs, laser printers, and other applications where a simple interface is needed.


Par	ameter	-100/100L/100S	-84/84L/84S	-67/67L/67S		
Clock Frequency		100 MHz max.	84 MHz max.	67 MHz max.		
Burst Mode Cycle Time		10 ns max. (CL = 3) 15 ns max. (CL = 2)	12 ns max. (CL = 3) 17.5 ns max. (CL = 2)	15 ns max. (CL = 3) 20 ns max. (CL = 2)		
RAS Access Time		54 ns max.	56 ns max.	60 ns max.		
CAS Access Time		24 ns max.	26 ns max.	30 ns max.		
Output Valid	from Clock	8.5 ns max. (CL = 3) 9 ns max. (CL = 2)	9 ns max. (CL = 3) 10 ns max. (CL = 2)			
Power	Burst Mode	4176 mW max. (Std./-L ver.) 3888 mW max. (-S ver.)	3888 mW max. (Std./-L ver.) 3600 mW max. (-S ver.)	3600 mW max. (Std./-L ver.) 3312 mW max. (-S ver.)		
Dissipation	Power Down Mode	4.32 mW max. (Std./-L ver.) 1.44 mW max. (-S ver.)				
	d 144-pin SO-D h: 0.8 mm)		<ul><li>4096 Refresh Cycle every 65.6 ms</li><li>Auto and Self Refresh</li></ul>			

#### PRODUCT LINE & FEATURES

- Conformed to JEDEC Standard (2 CLK)
- Organization: 2,097,152 words  $\times$  64 bits
- Memory: MB81116822C (2 M × 8, 2-bank) × 8 pcs.
- 3.3 V ±0.3 V Supply Voltage
- All input/output LVTTL compatible

- CKE Power Down Mode
- DQM Byte Masking (Read/Write)
- Serial Presence Detect (SPD) with Serial EEPROM: JEDEC Standard SPD Format
- · Module size: 1.0" (height)  $\times$  2.66" (length)  $\times$  0.15" (thickness)


#### PACKAGE



- 144-pin SO-DIMM, order as MB8502S064CE-xxDG (DG = Gold Pad)

#### ■ PIN ASSIGNMENTS

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
1	Vss	49	DQ13	97	DQ22	2	Vss	50	DQ <sub>45</sub>	98	DQ <sub>54</sub>
3	DQ <sub>0</sub>	51	DQ <sub>14</sub>	99	DQ <sub>23</sub>	4	DQ <sub>32</sub>	52	DQ <sub>46</sub>	100	DQ55
5	DQ1	53	DQ15	101	Vcc	6	DQ33	54	DQ <sub>47</sub>	102	Vcc
7	DQ <sub>2</sub>	55	Vss	103	A6	8	DQ <sub>34</sub>	56	Vss	104	A7
9	DQ <sub>3</sub>	57	N.C.	105	A <sub>8</sub>	10	DQ35	58	N.C.	106	BA <sub>0</sub>
11	Vcc	59	N.C.	107	Vss	12	Vcc	60	N.C.	108	Vss
13	DQ4	61	CLK₀	109	A9	14	DQ <sub>36</sub>	62	<b>CKE</b> <sup>0</sup>	110	N.C.
15	DQ₅	63	Vcc	111	A10	16	DQ37	64	Vcc	112	N.C.
17	DQ <sub>6</sub>	65	RAS	113	Vcc	18	DQ38	66	CAS	114	Vcc
19	DQ7	67	WE	115	DQMB <sub>2</sub>	20	DQ <sub>39</sub>	68	N.C.	116	DQMB6
21	Vss	69	<u>CS</u> ₀	117	DQMB <sub>3</sub>	22	Vss	70	N.C.	118	DQMB7
23	DQMB <sub>0</sub>	71	N.C.	119	Vss	24	DQMB <sub>4</sub>	72	N.C.	120	Vss
25	DQMB1	73	N.C.	121	DQ <sub>24</sub>	26	DQMB₅	74	CLK1	122	DQ <sub>56</sub>
27	Vcc	75	Vss	123	DQ <sub>25</sub>	28	Vcc	76	Vss	124	DQ57
29	Ao	77	N.C.	125	DQ <sub>26</sub>	30	Аз	78	N.C.	126	DQ58
31	A1	79	N.C.	127	DQ <sub>27</sub>	32	A4	80	N.C.	128	DQ <sub>59</sub>
33	A <sub>2</sub>	81	Vcc	129	Vcc	34	A <sub>5</sub>	82	Vcc	130	Vcc
35	Vss	83	DQ <sub>16</sub>	131	DQ <sub>28</sub>	36	Vss	84	DQ48	132	DQ60
37	DQ8	85	DQ17	133	DQ29	38	DQ40	86	DQ49	134	DQ <sub>61</sub>
39	DQ <sub>9</sub>	87	DQ18	135	DQ30	40	DQ <sub>41</sub>	88	DQ50	136	DQ <sub>62</sub>
41	DQ10	89	DQ19	137	DQ31	42	DQ <sub>42</sub>	90	DQ <sub>51</sub>	138	DQ <sub>63</sub>
43	DQ11	91	Vss	139	Vss	44	DQ <sub>43</sub>	92	Vss	140	Vss
45	Vcc	93	DQ20	141	SDA	46	Vcc	94	DQ <sub>52</sub>	142	SCL
47	DQ12	95	DQ <sub>21</sub>	143	Vcc	48	DQ44	96	DQ <sub>53</sub>	144	Vcc



#### ■ PIN DESCRIPTIONS

Symbol	I/O	Function	Symbol	I/O	Function
Ao to A10, BAo	I	Address Input	<mark>CS</mark> ₀	I	Chip Select
RAS	I	Row Address Strobe	DQ <sub>0</sub> to DQ <sub>63</sub>	I/O	Data Input/Data Output
CAS	I	Column Address Strobe	Vcc	—	Power Supply (+3.3 V)
WE	I	Write Enable	Vss	—	Ground (0 V)
DQMB <sub>0</sub> to DQMB <sub>7</sub>	I	Data (DQ) Mask	N.C.	—	No Connection
CLK0, CLK1	I	Clock Input	SCL	I	Serial PD Clock
CKE₀	I	Clock Enable	SDA	I/O	Serial PD Address/Data Input/Output

#### ■ SERIAL-PD INFORMATION

			ł	lex Value	)
Byte	Function Described		-100/100L/ 100S	-84/84L/ 84S	-67/67L/ 67S
0	Defines Number of Bytes Written into	128 Byte	80h	80h	80h
	Serial Memory at Module Manufacture				
1	Total Number of Bytes of SPD Memory Device	256 Byte	08h	08h	08h
2	Fundamental Memory Type	SDRAM	04h	04h	04h
3	Number of Row Addresses	11	0Bh	0Bh	0Bh
4	Number of Column Addresses	9	09h	09h	09h
5	Number of Module Banks	1 bank	01h	01h	01h
6	Data Width	64 bit	40h	40h	40h
7	Data Width (Continuation)	+0	00h	00h	00h
8	Interface Type	LVTTL	01h	01h	01h
9	SDRAM Cycle Time (Highest CAS Latency)	10/12/15 ns	A0h	C0h	F0h
10	SDRAM Access from Clock (Highest CAS Latency)	8.5/8.5/9 ns	85h	85h	90h
11	DIMM Configuration Type	Non-Parity	00h	00h	00h
12	Refresh Rate/Type	Self, Normal	80h	80h	80h
13	Primary SDRAM Width	×8	08h	08h	08h
14	Error Checking SDRAM Width	0	00h	00h	00h
15	Minimum Clock Delay for Back to Back Random Column Addresses	1 Cycle	01h	01h	01h
16	Burst Lengths Supported	1, 2, 4, 8, Page	8Fh	8Fh	8Fh
17	Number of Banks on Each SDRAM Device	2 bank	02h	02h	02h
18	CAS Latency	2, 3	06h	06h	06h
19	CS Latency	Ó	01h	01h	01h
20	Write Latency	0	01h	01h	01h
21	SDRAM Module Attributes	UN-buffer	00h	00h	00h
22	SDRAM Device Attributes	*1	06h	06h	06h
23	SDRAM Cycle Time (2nd. Highest CAS Latency)	15/17.5/20 ns	F0h	25h	FFh
24	SDRAM Access from Clock (2nd. Highest CAS Latency)	9/9/10 ns	90h	90h	A0h
25	SDRAM Cycle Time (3rd. Highest CAS Latency)	No Support	00h	00h	00h
26	SDRAM Access from Clock (3rd. Highest CAS Latency)	No Support	00h	00h	00h
27	Precharge to Activate Min. ( $t_{RP}$ )	30/35/40 ns	1Eh	23h	28h
28	Row Activate to Row Activate Min. (trrd)	30/30/30 ns	1Eh	1Eh	1Eh
29	RAS to CAS Delay Min. (trcd)	30/30/30 ns	1Eh	1Eh	1Eh
30	Activate to Precharge Minimum Time (tRAS)	60/65/70 ns	3Ch	41h	46h
31	Module Bank Density	16 MByte	04h	04h	04h
32 to 61	Unused Storage Locations		00h	00h	00h
62	SPD Data Revision Code	1	01h	01h	01h
63	Checksum for Byte 0 to 62	*2	4Ah	A9h	D8h
64 to 98	Manufacturer's Information: Unused Storage		00h	00h	00h
99 to 127	Vendor Specific Data: Unused Storage		00h	00h	00h
128+	Unused Storage Locations		_		_

Note: Any write operation must NOT be executed into the addresses of Byte 0 to Byte 127. Some or all data stored into Byte 0 to Byte 127 may be broken.


\*1. Byte22: SDRAM Device Attributes

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TBD	TBD	Upper $V_{CC}$ tolerance 0 = 10%	Lower Vcc tolerance 0 = 10%	Supports Write 1 /Read Burst	Supports Precharge All	Supports Auto- Precharge	Supports Early RAS Precharge
0	0	0	0	0	1	1	0

\*2. Byte63: Checksum for Bytes 0 to 62 This byte is the checksum for bytes 0 through 62. This byte contains the value of the low 8-bits of the arithmetic sum of bytes 0 through 62.

To Top / Lineup / Index

### MB8502S064CE-100/-84/-67/-100L/-84L/-67L/-100S/-84S/-67S



#### ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Va	lue	Unit
Farameter	Symbol	Min.	Max.	Onit
Supply Voltage*	Vcc	-0.5	+4.6	V
Input Voltage*	Vin	-0.5	+4.6	V
Output Voltage*	Vout	-0.5	+4.6	V
Storage Temperature	Тѕтс	-55	+125	°C
Power Dissipation	PD	_	10.4	W
Output Current (D.C.)	Ιουτ	-50	+50	mA

\* : Voltages referenced to Vss (= 0 V)

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol			Unit	
Falameter	Notes	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	*1	Vcc	3.0	3.3	3.6	V
Supply voltage	1	Vss	0	0	0	V
Input High Voltage, All Inputs	*1	Vін	2.0	—	Vcc + 0.5	V
Input Low Voltage, All Inputs	*1, 2	VIL	-0.5	—	0.8	V
Ambient Temperature		TA	0	_	+70	°C

\*1. Voltages referenced to Vss (= 0 V)

\*2.  $V_{\parallel}$  (min) = -1.5 V AC (Pulse Width  $\leq$  5 ns)

**WARNING:** Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### ■ CAPACITANCE

Parame	tor	Symbol	Va	lue	Unit
Farame	lei	Symbol	Min.	Max.   35   34   43   35   23   10   6   6	Unit
	Ao to A10, BA0	CIN1	—	35	pF
	RAS, CAS, WE	CIN2	—	34	pF
	<mark>CS</mark> ₀	Сімз	—	43	pF
Input Capacitance	CKE <sub>0</sub>	CIN4	—	35	pF
	CLK <sub>0</sub> , CLK <sub>1</sub>	CIN5		23	pF
	DQMB <sub>0</sub> to DQMB <sub>7</sub>	CIN6		10	pF
	SCL	CSCL		6	pF
	SDA	CSDA		6	pF
Input/Output Capacitance	DQ <sub>0</sub> to DQ <sub>63</sub>	CDQ	—	10	pF

#### ■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

						Va	lue		
Parameter	Notes		Symbol	Condition	Min.		Max.		Unit
					WIIII.	Std.	-L ver.	-S ver.	
		-100/100L/100S		BL = 1		680	680	680	mA
		-84/84L/84S	CC1S	tcκ = min 1-Bank Active		640	640	640	mA
Operating Current	*1	-67/67L/67S		$0 \text{ V} \leq \text{Vin} \leq \text{Vcc}$		600	600	600	mA
Supply Current)	1	-100/100L/100S		BL = 1		1120	1120	1040	mA
Operating Current (Average Power		-84/84L/84S	CC1D	tск = min 2-Banks Active	—	1040	1040	960	mA
		-67/67L/67S		$0~V \leq V_{\text{IN}} \leq V_{\text{CC}}$		960	960	880	mA
			Ісс2р	$\begin{array}{l} CKE = V_{IL},  tck = min \\ 0 \; V \leq V_{IN} \leq Vcc, \\ All Banks \ Idle \end{array}$		1.2	1.2	0.4	mA
	*1		ICC2PS	$\begin{array}{l} CKE=V_{IL},CLK=V_{IL}\\ 0\;V\leqV_{IN}\leqV_{CC},\\ All\;Banks\;Idle \end{array}$	_	1.2	1.2	0.4	mA
	I		ICC2N	$\begin{array}{l} CKE = V_{IH},  tck = min \\ 0 \; V \leq V_{IN} \leq Vcc, \\ All Banks \ Idle \end{array}$		160	160	136	mA
			CC2NS	$\begin{array}{l} CKE = V_{IH}, \ CLK = V_{IL} \\ 0 \ V \leq V_{IN} \leq V_{CC}, \\ All \ Banks \ Idle \end{array}$	_	16	16	16	mA
			Іссзр	$\begin{array}{l} CKE=V_{IL},tck=\min\\ 0\;V\leqV_{IN}\leqV_{cc},\\ Any\;Bank\;Active \end{array}$	_	200	40	24	mA
Active Standby	*4		Іссзр	$\begin{array}{l} CKE=V_{IL},CLK=V_{IL}\\ 0V\leqV_{IN}\leqV_{CC},\\ AnyBankActive \end{array}$		160	24	24	mA
	1		Іссзи	$\begin{array}{l} CKE = V_{IH},  tck = min \\ 0 \; V \leq V_{IN} \leq Vcc, \\ Any \; Bank \; Active \end{array}$	_	360	280	200	mA
Operating Current (Average Power Supply Current)*1-84/84L/84S -67/67L/67S-100/100L/100S -84/84L/84S -67/67L/67SPrecharge Standby Current (Power Supply Current)*1Precharge Standby Current (Power Supply Current)*1Active Standby 	Іссзи	$\begin{array}{l} CKE = V_{IH}, \ CLK = V_{IL} \\ 0 \ V \leq V_{IN} \leq V_{CC}, \\ Any \ Bank \ Active \end{array}$		200	120	80	mA		
Burst Mode Current		-100/100L/100S		_		1160	1160	1080	mA
(Average Power	*1	-84/84L/84S	Icc4	tск = min 0 V ≤ Vıℕ ≤ Vcc	_	1080	1080	1000	mA
Supply Current)		-67/67L/67S			_	1000	1000	920	mA
Auto-refresh Current		-100/100L/100S		Auto Refresh		600	600	560	mA
(Average Power		-84/84L/84S	Icc5	tск = min trc = min		560	560	520	mA
Supply Current)		-67/67L/67S		$0 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{CC}}$		520	520	480	mA

(Continued)

(Continued)

Parameter Notes	otes Symbol C		Min.	Max.			Unit
				Std.	-L ver.	-S ver.	
Self-refresh Current	Icc <sub>6</sub>	$\begin{array}{l} CKE = V_{IL} \\ 0 \ V \leq V_{IN} \leq V_{CC} \end{array}$	—	2	2	1.2	mA
(Average Power Supply Current)	CC6A	$\begin{array}{l} CKE=V_{IH}\\ 0\;V\leqV_{IN}\leqV_{CC} \end{array}$	_	2	2	1.6	mA
Input Leakage Current (All Inputs)	lı (l.)	$0 V \le V_{IN} \le 3.6 V$ All other pins not under test = $0 V$	-50	50	50	50	μA
Output Leakage Current	Io (L)	Output is disabled (Hi-Z) $0 V \le V_{IN} \le V_{CC}$	-10	10	10	10	μA
LVTTL Output *2 High Voltage	Vон	Іон = –2.0 mA	2.4				V
LVTTL Output *2 Low Voltage	Vol	lo∟ = +2.0 mA		0.4	0.4	0.4	V

**Notes:** \*1. Icc depends on the output termination, load conditions, clock cycle rate and signal clock rate. The specified values are obtained with the output open and no termination register.

\*2. Voltages referenced to  $V_{SS}$  (= 0 V)

\*3. An initial pause (DESL on NOP) of 200 μs is required after power-on followed by a minimum of eight Auto-refresh cycles.

\*4. DC characteristics is the Serial PD standby state (VIN = GND or Vcc).

#### ■ AC CHARACTERISTICS

#### (1) BASE CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

No.	Parameter No	Notes		Symbol	MB8502 -100/10	S064CE 0L/100S	MB8502S064CE -84/84L/84S		MB8502S064CE -67/67L/67S		Unit
				•	Min.	Max.	Min.	Max.	Min.	Max.	
1	Clock Period		CL = 3	tor	10	_	12		15		ns
	CIOCK FEIIOU		CL = 2	tск	15	—	17.5		20		ns
2	Clock High Time			tсн	4	_	4		4		ns
3	Clock Low Time			tc∟	4	_	4	—	4		ns
4	CS Setup Time			tsc	3		3		3		ns
5	CS Hold Time			tнc	1	_	1		1		ns
6	Input Setup Time			tsi	3	_	3	—	3		ns
7	Input Hold Time			tнı	1	_	1	—	1		ns
_	Output Valid		CL = 3		_	8.5		8.5		9	
8	from Clock *1 (tcκ = min)	, *2	CL = 2	tac	_	9	—	9	_	10	ns
9	Output in Low-Z			tolz	3		3		3		ns
10	Output in High-Z	*3		tонz	3	8	3	8	3	8	ns
11	Output Hold Time			tон	3	_	3		3		ns
12	Time between Refresh	ו		<b>t</b> REF	_	65.6	—	65.6		65.6	ms
13	Transition Time			t⊤	0.5	2	0.5	2	0.5	2	ns
14	Power Down Exit Time	9		<b>t</b> PDE	3		4	_	5	_	ns

#### (2) BASE VALUES FOR CLOCK COUNT/LATENCY

No.	Parameter	Notes	Symbol		IB8502S064CE 100/100L/100S		MB8502S064CE -84/84L/84S		MB8502S064CE -67/67L/67S	
			-	Min.	Max.	Min.	Max.	Min	Max.	
1	RAS Cycle Time	*4	trc	90		100		110	—	ns
2	RAS Access Time	*5	<b>t</b> RAC		54		56		60	ns
3	CAS Access Time	*6, *9	<b>t</b> CAC		24		26		30	ns
4	RAS Precharge Time		<b>t</b> RP	30		35		40		ns
5	RAS Active Time		tras	60	100000	65	100000	70	100000	ns
6	RAS to CAS Delay Time	*7	<b>t</b> RCD	30		30		30		ns
7	Write Recovery Time		twr	10		12		15		ns
8	Write Precharge Time		trwl	10		12		15	_	ns
9	RAS to RAS Bank Active Delay Time		<b>t</b> rrd	30		30		30		ns

#### (3) CLOCK COUNT FORMULA (\*8)

```
Clock \geq \frac{Base \ Value}{Clock \ Period} \ (Round \ off \ a \ whole \ number)
```

#### (4) LATENCY (The latency values on these parameters are fixed regardless of clock period.)

No.	Parameter		Symbol	MB8502S064CE -100/100L/100S	MB8502S064CE -84/84L/84S	MB8502S064CE -67/67L/67S	Unit
1	CKE to Clock Disable		Іске	1	1	1	Cycle
2	DQM to Output in High-Z		DQZ	2	2	2	Cycle
3	DQM to Input Data Delay	/		0	0	0	Cycle
4	Last Output to Write Con Delay	nmand	OWD	2	2	2	Cycle
5	Write Command to Input Data Delay		ldwd	0	0	0	Cycle
6	Precharge to	CL = 3	1	3	3	3	Cycle
0	Output in High-Z Delay	CL = 2	ROH	2	2	2	Cycle
7	Mode Register Access to Active (min)	Bank	IMRD	2	2	2	Cycle
8	3 CAS to CAS Delay (min)		Ісср	1	1	1	Cycle
9	CAS Bank Delay (min)		Свр	1	1	1	Cycle

Notes: \*1. Assumes tRCD and tCAC are satisfied.

- \*2. tac also specifies the access time at burst mode except for first access.
- \*3. Specified where output buffer is no longer driven.
- \*4. Actual clock count of trc (Irc) will be sum of clock count of tras (Iras) and trp (Irp).
- \*5. tRAC is a reference value. Maximum value is obtained from the sum of tRCD (min) and tCAC (max).
- \*6. Assumes tRAC and tAC are satisfied.
- \*7. Operation within the tRCD (min) ensures that tRAC can be met; if tRCD is greater than the specified tRCD (min), access time is determined by tCAC and tAC.
- \*8. All base values are measured from the clock edge at the command input to the clock edge for the next command input.


All clock counts are calculated by a simple formula:

clock count equals base value divided by clock period (round off to a whole number).

- \*9. The  $I_{\text{CAC}}$  (CAS latency: CL) is programmed by the mode register.
- \*10. An initial pause (DESL on NOP) of 200 μs is required after power-up followed by a minimum of eight Auto-refresh cycles.
- \*11. 1.4 V or VREF is the reference level for measuring timing of signals. Transition times are measured between VIH (min) and VIL (max).
- \*12. AC characteristics assume  $t_T = 1$  ns and 30 pF of capacitive load.

\*Source: See MB81116822C Data Sheet for details on the electricals.

#### ■ AC OPERATING TEST CONDITION (Example of AC Test Load Circuit)



#### SERIAL PRESENCE DETECT(SPD) FUNCTION

#### 1. PIN DESCRIPTIONS

#### SCL (Serial Clock)

SCL input is used to clock all data input/output of SPD

#### SDA (Serial Data)

SDA is a common pin used for all data input/output of SPD. The SDA pull-up resistor is required due to the open-drain output.

#### SA<sub>0</sub>, SA<sub>1</sub>, SA<sub>2</sub> (Address)

Address inputs are used to set the least significant three bits of the eight bits slave address. The address inputs must be fixed to select a particular module and the fixed address of each module must be different each other. For this module, any address inputs are not required because all addresses (SA<sub>0</sub>, SA<sub>1</sub>, SA<sub>2</sub>) are driven to V<sub>ss</sub> on the module.

#### 2. SPD OPERATIONS

#### **CLOCK and DATA CONVENTION**


Data states on the SDA can change only during SCL = Low. SDA state changes during SCL = High are indicated start and stop conditions. Refer to Fig. 1 below.

#### **START CONDITION**

All commands are preceded by a start condition, which is a transition of SDA state from High to Low when SCL = High. SPD will not respond to any command until this condition has been met.

#### **STOP CONDITION**

All read or write operation must be terminated by a stop condition, which is a transition of SDA state from Low to High when SCL = High. The stop condition is also used to make the SPD into the state of standby power mode after a read sequence.



#### ACKNOWLEDGE

Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will put the SDA line to Low in order to acknowledge that it received the eight bits of data.

The SPD will respond with an acknowledge when it received the start condition followed by slave address issued by master.

In the read operation, the SPD will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is issued by master, the SPD will continue to transmit data. If an acknowledge is not detected, the SPD will terminated further data transmissions. The master must then issue a stop condition to return the SPD to the standby power mode.

In the write operation, upon receipt of eight bits of data the SPD will respond with an acknowledge, and await the next eight bits of data, again reponding with an acknowledge until the stop condition is issued by master.


#### SLAVE ADDRESS ADDRESSING

Following a start condition, the master must output the eight bits slave address. The most significant four bits of the slave address are device type identifier. For the SPD this is fixed as 1010[B]. Refer to the Fig. 2 below.

The next three significant bits are used to select a particular device. A system could have up to eight SPD devices —namely up to eight modules— on the bus. The eight addresses for eight SPD devices are defined by the state of the SA<sub>0</sub>, SA<sub>1</sub> and SA<sub>2</sub> inputs. For this module, the three bits are fixed as 000[B] because all addresses are driven to Vss on the module. Therefore, no address inputs are required.

The last bit of the slave address defines the operation to be performed. When R/W bit is "1", a read operation is selected, when R/W bit is "0", a write operation is selected.


Following the start condition, the SPD monitors the SDA line comparing the slave address being transmitted with its slave address (device type and state of SA<sub>0</sub>, SA<sub>1</sub>, and SA<sub>2</sub> inputs). Upon a correct compare the SPD outputs an acknowledge on the SDA line. Depending on the state of the R/W bit, the SPD will execute a read or write operation.



#### 3. READ OPERATIONS


#### **CURRENT ADDRESS READ**

Internally the SPD contains an address counter that maintains the address of the last data accessed, incremented by one. Therefore, if the last access (either a read or write operation) was to address(n), the next read operation would access data from address(n+1). Upon receipt of the slave address with the R/W bit = "1", the SPD issues an acknowledge and transmits the eight bits of data during the next eight clock cycles. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig. 3 for the sequence of address, acknowledge and data transfer.



#### **RANDOM READ**


Random Read operations allow the master to access any memory location in a random manner. Prior to issuing the slave address with the R/W bit = "1", the master must first perform a "dummy" write operation on the SPD. The master issues the start condition, and the slave address followed by the word address. After the word address acknowledge, the master immediately reissues the start condition and the slave address with the R/W bit = "1". This will be followed by an acknowledge from the SPD and then by the eight bits of data. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig. 4 for the sequence of address, acknowledge and data transfer.



#### SEQUENTIAL READ

Sequential Read can be initiated as either a current address read or random read. The first data are transmitted as with the other read mode, however, the master now responds with an acknowledge, indicating it requires additional data. The SPD continues to output data for each acknowledge received. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig. 5 for the sequence of address, acknowledge and data transfer.

The data output is sequential, with the data from address(n) followed by the data from address(n+1). The address counter for read operations increments all address bits, allowing the entire memory contents to be serially read during one operation. At the end of the address space (address 255), the counter "rolls over" to address 0 and the SPD continues to output data for each acknowledge received.




#### 4. DC CHARACTERISTICS

Parameter	Note	Symbol	Condition	Va	Unit		
Farameter	Note	Symbol	Condition	Min.	Max.	Unit	
Input Leakage Current		S⊫	$0~V \leq V_{\text{IN}} \leq V_{\text{CC}}$	-10	10	μA	
Output Leakage Current		SILO	$0 \text{ V} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}}$	-10	10	μA	
Output Low Voltage	*1	SVOL	lo∟ = 3.0 mA	_	0.4	V	


Note: \*1. Referenced to Vss.

#### 5. AC CHARACTERISTICS

Na	Devementer	Symbol	Va	l la it	
No.	Parameter	Symbol	Min.	Max.	Unit
1	SCL Clock Frequency	fsc∟	_	100	KHz
2	Noise Suppression Time Constant at SCL, SDA Inputs	Tı	_	100	ns
3	SCL Low to SDA Data Out Valid	taa	_	3.5	μs
4	Time the Bus Must Be Free Before a New Transmission Can Start	tвиғ	4.7	_	μs
5	Start Condition Hold Time	thd:sta	4.0		μs
6	Clock Low Period	tLow	4.7	—	μs
7	Clock High Period	tнigн	4.0		μs
8	Start Condition Setup Time	tsu:sta	4.7		μs
9	Data in Hold Time	thd:dat	0		μs
10	Data in Setup Time	tsu:dat	250		ns
11	SDA and SCL Rise Time	tR	_	1	μs
12	SDA and SCL Fall Time	t⊧	—	300	ns
13	Stop Condition Setup Time	tsu:sto	4.7	—	μs
14	Data Out Hold Time	tон	100	—	ns
15	Write Cycle Time	twr	—	15	ms



#### PACKAGE DIMENSION



# FUJITSU LIMITED

For further information please contact:

#### Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

#### North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

#### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9709 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.